OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 3785d 21h /ethmac/tags/rel_11/
335 New directory structure. root 3843d 02h /ethmac/tags/rel_11/
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 6145d 19h /ethmac/tags/rel_11/
248 wb_rst_i is used for MIIM reset. mohor 6145d 19h /ethmac/tags/rel_11/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6148d 22h /ethmac/tags/rel_11/
245 Rev 1.7. mohor 6149d 15h /ethmac/tags/rel_11/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6149d 18h /ethmac/tags/rel_11/
243 Late collision is not reported any more. tadejm 6149d 23h /ethmac/tags/rel_11/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6150d 14h /ethmac/tags/rel_11/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6150d 14h /ethmac/tags/rel_11/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6150d 14h /ethmac/tags/rel_11/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6150d 14h /ethmac/tags/rel_11/
238 Defines fixed to use generic RAM by default. mohor 6162d 18h /ethmac/tags/rel_11/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6164d 23h /ethmac/tags/rel_11/
235 rev 4. mohor 6165d 14h /ethmac/tags/rel_11/
234 Figure list assed to the revision 3. mohor 6165d 22h /ethmac/tags/rel_11/
233 Revision 0.3 released. Some figures added. mohor 6165d 22h /ethmac/tags/rel_11/
232 fpga define added. mohor 6170d 17h /ethmac/tags/rel_11/
231 Description of Core Modules added (figure). mohor 6172d 19h /ethmac/tags/rel_11/
229 case changed to casex. mohor 6176d 15h /ethmac/tags/rel_11/
227 Changed BIST scan signals. tadejm 6176d 19h /ethmac/tags/rel_11/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6176d 21h /ethmac/tags/rel_11/
225 Some minor changes. tadejm 6176d 21h /ethmac/tags/rel_11/
224 Signals for a wave window in Modelsim. tadejm 6176d 22h /ethmac/tags/rel_11/
223 Some code changed due to bug fixes. tadejm 6176d 22h /ethmac/tags/rel_11/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6180d 20h /ethmac/tags/rel_11/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6183d 21h /ethmac/tags/rel_11/
218 Typo error fixed. (When using Bist) mohor 6183d 23h /ethmac/tags/rel_11/
217 Bist supported. mohor 6183d 23h /ethmac/tags/rel_11/
216 Bist signals added. mohor 6183d 23h /ethmac/tags/rel_11/

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.