OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] [bench/] [verilog/] [tb_eth_defines.v] - Rev 350

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5474d 15h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
335 New directory structure. root 5531d 20h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
249 This commit was manufactured by cvs2svn to create tag 'rel_11'. 7834d 13h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7874d 17h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
178 Rearanged testcases mohor 7900d 12h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
170 Headers changed. mohor 7900d 18h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7900d 19h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
155 Minor changes. mohor 7907d 20h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7950d 13h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7956d 16h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
107 TX_BUF_BASE changed. mohor 8033d 20h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8078d 18h /ethmac/tags/rel_11/bench/verilog/tb_eth_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.