OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] [rtl/] - Rev 246

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 6230d 17h /ethmac/tags/rel_11/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6230d 17h /ethmac/tags/rel_11/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 6233d 18h /ethmac/tags/rel_11/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 6241d 20h /ethmac/tags/rel_11/rtl/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 6242d 21h /ethmac/tags/rel_11/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 6243d 21h /ethmac/tags/rel_11/rtl/
165 HASH improvement needed. mohor 6244d 01h /ethmac/tags/rel_11/rtl/
164 Ethernet debug registers removed. mohor 6244d 01h /ethmac/tags/rel_11/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 6244d 22h /ethmac/tags/rel_11/rtl/
160 error acknowledge cycle termination added to display. mohor 6244d 22h /ethmac/tags/rel_11/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.