OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_11/] [rtl] - Rev 238

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
238 Defines fixed to use generic RAM by default. mohor 7848d 10h /ethmac/tags/rel_11/rtl
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7850d 15h /ethmac/tags/rel_11/rtl
232 fpga define added. mohor 7856d 09h /ethmac/tags/rel_11/rtl
229 case changed to casex. mohor 7862d 07h /ethmac/tags/rel_11/rtl
227 Changed BIST scan signals. tadejm 7862d 11h /ethmac/tags/rel_11/rtl
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7862d 12h /ethmac/tags/rel_11/rtl
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7866d 12h /ethmac/tags/rel_11/rtl
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7869d 12h /ethmac/tags/rel_11/rtl
218 Typo error fixed. (When using Bist) mohor 7869d 14h /ethmac/tags/rel_11/rtl
214 Signals for WISHBONE B3 compliant interface added. mohor 7870d 11h /ethmac/tags/rel_11/rtl
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7870d 11h /ethmac/tags/rel_11/rtl
212 Minor $display change. mohor 7870d 11h /ethmac/tags/rel_11/rtl
211 Bist added. mohor 7870d 11h /ethmac/tags/rel_11/rtl
210 BIST added. mohor 7870d 11h /ethmac/tags/rel_11/rtl
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7887d 09h /ethmac/tags/rel_11/rtl
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7887d 09h /ethmac/tags/rel_11/rtl
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7890d 11h /ethmac/tags/rel_11/rtl
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7898d 13h /ethmac/tags/rel_11/rtl
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7899d 14h /ethmac/tags/rel_11/rtl
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7900d 14h /ethmac/tags/rel_11/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.