OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 192

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
172 NCSIM simulation environment added to cvs mohor 7903d 05h /ethmac/tags/rel_12
171 NCSIM simulation environment added. mohor 7903d 06h /ethmac/tags/rel_12
170 Headers changed. mohor 7903d 06h /ethmac/tags/rel_12
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7903d 06h /ethmac/tags/rel_12
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7904d 04h /ethmac/tags/rel_12
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7905d 04h /ethmac/tags/rel_12
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7906d 05h /ethmac/tags/rel_12
165 HASH improvement needed. mohor 7906d 08h /ethmac/tags/rel_12
164 Ethernet debug registers removed. mohor 7906d 08h /ethmac/tags/rel_12
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 7907d 00h /ethmac/tags/rel_12

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.