OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 3787d 04h /ethmac/tags/rel_12/
335 New directory structure. root 3844d 09h /ethmac/tags/rel_12/
258 This commit was manufactured by cvs2svn to create tag 'rel_12'. 6144d 19h /ethmac/tags/rel_12/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6144d 19h /ethmac/tags/rel_12/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6144d 19h /ethmac/tags/rel_12/
255 TPauseRq synchronized to tx_clk. mohor 6144d 19h /ethmac/tags/rel_12/
254 Temp version. mohor 6145d 23h /ethmac/tags/rel_12/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6146d 01h /ethmac/tags/rel_12/
252 Just some updates. tadejm 6146d 02h /ethmac/tags/rel_12/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6146d 02h /ethmac/tags/rel_12/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6146d 02h /ethmac/tags/rel_12/
248 wb_rst_i is used for MIIM reset. mohor 6147d 02h /ethmac/tags/rel_12/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6150d 05h /ethmac/tags/rel_12/
245 Rev 1.7. mohor 6150d 22h /ethmac/tags/rel_12/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6151d 01h /ethmac/tags/rel_12/
243 Late collision is not reported any more. tadejm 6151d 06h /ethmac/tags/rel_12/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6151d 21h /ethmac/tags/rel_12/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6151d 21h /ethmac/tags/rel_12/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6151d 21h /ethmac/tags/rel_12/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 6151d 21h /ethmac/tags/rel_12/
238 Defines fixed to use generic RAM by default. mohor 6164d 01h /ethmac/tags/rel_12/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 6166d 06h /ethmac/tags/rel_12/
235 rev 4. mohor 6166d 21h /ethmac/tags/rel_12/
234 Figure list assed to the revision 3. mohor 6167d 05h /ethmac/tags/rel_12/
233 Revision 0.3 released. Some figures added. mohor 6167d 05h /ethmac/tags/rel_12/
232 fpga define added. mohor 6172d 00h /ethmac/tags/rel_12/
231 Description of Core Modules added (figure). mohor 6174d 02h /ethmac/tags/rel_12/
229 case changed to casex. mohor 6177d 22h /ethmac/tags/rel_12/
227 Changed BIST scan signals. tadejm 6178d 02h /ethmac/tags/rel_12/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6178d 04h /ethmac/tags/rel_12/

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.