OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_12/] [rtl/] - Rev 125

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7965d 01h /ethmac/tags/rel_12/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7967d 03h /ethmac/tags/rel_12/rtl/
120 Unused files removed. mohor 7967d 04h /ethmac/tags/rel_12/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7967d 04h /ethmac/tags/rel_12/rtl/
118 ShiftEnded synchronization changed. mohor 7970d 19h /ethmac/tags/rel_12/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7972d 03h /ethmac/tags/rel_12/rtl/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7973d 00h /ethmac/tags/rel_12/rtl/
113 RxPointer bug fixed. mohor 7979d 16h /ethmac/tags/rel_12/rtl/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7980d 06h /ethmac/tags/rel_12/rtl/
111 Master state machine had a bug when switching from master write to
master read.
mohor 7980d 19h /ethmac/tags/rel_12/rtl/
110 m_wb_cyc_o signal released after every single transfer. mohor 7980d 23h /ethmac/tags/rel_12/rtl/
109 Comment removed. mohor 7980d 23h /ethmac/tags/rel_12/rtl/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8048d 09h /ethmac/tags/rel_12/rtl/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8057d 10h /ethmac/tags/rel_12/rtl/
104 FCS should not be included in NibbleMinFl. mohor 8059d 04h /ethmac/tags/rel_12/rtl/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8059d 05h /ethmac/tags/rel_12/rtl/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8059d 05h /ethmac/tags/rel_12/rtl/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8059d 05h /ethmac/tags/rel_12/rtl/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8059d 06h /ethmac/tags/rel_12/rtl/
97 Small typo fixed. lampret 8083d 03h /ethmac/tags/rel_12/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.