OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] - Rev 225

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
225 Some minor changes. tadejm 7872d 18h /ethmac/tags/rel_13/
224 Signals for a wave window in Modelsim. tadejm 7872d 19h /ethmac/tags/rel_13/
223 Some code changed due to bug fixes. tadejm 7872d 20h /ethmac/tags/rel_13/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7876d 17h /ethmac/tags/rel_13/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7879d 18h /ethmac/tags/rel_13/
218 Typo error fixed. (When using Bist) mohor 7879d 20h /ethmac/tags/rel_13/
217 Bist supported. mohor 7879d 20h /ethmac/tags/rel_13/
216 Bist signals added. mohor 7879d 20h /ethmac/tags/rel_13/
215 Bist supported. mohor 7879d 21h /ethmac/tags/rel_13/
214 Signals for WISHBONE B3 compliant interface added. mohor 7880d 17h /ethmac/tags/rel_13/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7880d 17h /ethmac/tags/rel_13/
212 Minor $display change. mohor 7880d 17h /ethmac/tags/rel_13/
211 Bist added. mohor 7880d 17h /ethmac/tags/rel_13/
210 BIST added. mohor 7880d 17h /ethmac/tags/rel_13/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7881d 20h /ethmac/tags/rel_13/
208 Virtual Silicon RAMs moved to lib directory tadej 7897d 14h /ethmac/tags/rel_13/
207 Virtual Silicon RAM support fixed tadej 7897d 14h /ethmac/tags/rel_13/
206 Virtual Silicon RAM added to the simulation. mohor 7897d 14h /ethmac/tags/rel_13/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7897d 15h /ethmac/tags/rel_13/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7897d 15h /ethmac/tags/rel_13/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7897d 15h /ethmac/tags/rel_13/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7900d 16h /ethmac/tags/rel_13/
201 Core size added to the document. mohor 7900d 17h /ethmac/tags/rel_13/
200 File with lower case checked in instead. mohor 7900d 17h /ethmac/tags/rel_13/
199 Datasheet name changed to lower case name. mohor 7900d 17h /ethmac/tags/rel_13/
198 Removed file. File with name in lower case will be added instead. mohor 7900d 17h /ethmac/tags/rel_13/
197 Ethernet Data Sheet. mohor 7900d 17h /ethmac/tags/rel_13/
196 Ethernet product brief. mohor 7900d 18h /ethmac/tags/rel_13/
195 Product brief removed because it is the same as Datasheet. mohor 7900d 18h /ethmac/tags/rel_13/
194 Full duplex tests modified and testbench bug repaired. tadej 7900d 19h /ethmac/tags/rel_13/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.