OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_13/] [rtl/] - Rev 240

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7218d 21h /ethmac/tags/rel_13/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7218d 21h /ethmac/tags/rel_13/rtl/
238 Defines fixed to use generic RAM by default. mohor 7231d 01h /ethmac/tags/rel_13/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7233d 07h /ethmac/tags/rel_13/rtl/
232 fpga define added. mohor 7239d 01h /ethmac/tags/rel_13/rtl/
229 case changed to casex. mohor 7244d 23h /ethmac/tags/rel_13/rtl/
227 Changed BIST scan signals. tadejm 7245d 02h /ethmac/tags/rel_13/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7245d 04h /ethmac/tags/rel_13/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7249d 03h /ethmac/tags/rel_13/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7252d 04h /ethmac/tags/rel_13/rtl/
218 Typo error fixed. (When using Bist) mohor 7252d 06h /ethmac/tags/rel_13/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7253d 03h /ethmac/tags/rel_13/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7253d 03h /ethmac/tags/rel_13/rtl/
212 Minor $display change. mohor 7253d 03h /ethmac/tags/rel_13/rtl/
211 Bist added. mohor 7253d 03h /ethmac/tags/rel_13/rtl/
210 BIST added. mohor 7253d 03h /ethmac/tags/rel_13/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7270d 01h /ethmac/tags/rel_13/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7270d 01h /ethmac/tags/rel_13/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7273d 02h /ethmac/tags/rel_13/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7281d 05h /ethmac/tags/rel_13/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.