OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5733d 22h /ethmac/tags/rel_14/
335 New directory structure. root 5791d 04h /ethmac/tags/rel_14/
271 This commit was manufactured by cvs2svn to create tag 'rel_14'. 8030d 01h /ethmac/tags/rel_14/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 8030d 01h /ethmac/tags/rel_14/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 8031d 02h /ethmac/tags/rel_14/
268 Release 1.19. Control frame description changed. mohor 8084d 19h /ethmac/tags/rel_14/
267 Full duplex control frames tested. mohor 8084d 21h /ethmac/tags/rel_14/
266 Flow control test almost finished. mohor 8089d 20h /ethmac/tags/rel_14/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 8090d 00h /ethmac/tags/rel_14/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 8090d 11h /ethmac/tags/rel_14/
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 8090d 12h /ethmac/tags/rel_14/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 8090d 12h /ethmac/tags/rel_14/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 8091d 00h /ethmac/tags/rel_14/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 8091d 13h /ethmac/tags/rel_14/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 8091d 13h /ethmac/tags/rel_14/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 8091d 13h /ethmac/tags/rel_14/
255 TPauseRq synchronized to tx_clk. mohor 8091d 13h /ethmac/tags/rel_14/
254 Temp version. mohor 8092d 17h /ethmac/tags/rel_14/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 8092d 19h /ethmac/tags/rel_14/
252 Just some updates. tadejm 8092d 20h /ethmac/tags/rel_14/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.