OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [bench/] [verilog/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Bench outputs data to display every 128 bytes. mohor 7930d 18h /ethmac/tags/rel_14/bench/verilog/
179 Beautiful tests merget together mohor 7930d 19h /ethmac/tags/rel_14/bench/verilog/
178 Rearanged testcases mohor 7930d 19h /ethmac/tags/rel_14/bench/verilog/
177 Bug in MIIM fixed. mohor 7930d 23h /ethmac/tags/rel_14/bench/verilog/
170 Headers changed. mohor 7931d 01h /ethmac/tags/rel_14/bench/verilog/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7931d 02h /ethmac/tags/rel_14/bench/verilog/
158 Typo fixed. mohor 7935d 21h /ethmac/tags/rel_14/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7938d 02h /ethmac/tags/rel_14/bench/verilog/
156 Valid testbench. mohor 7938d 02h /ethmac/tags/rel_14/bench/verilog/
155 Minor changes. mohor 7938d 03h /ethmac/tags/rel_14/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7980d 20h /ethmac/tags/rel_14/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7982d 21h /ethmac/tags/rel_14/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 7986d 23h /ethmac/tags/rel_14/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 7987d 00h /ethmac/tags/rel_14/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8064d 03h /ethmac/tags/rel_14/bench/verilog/
107 TX_BUF_BASE changed. mohor 8064d 03h /ethmac/tags/rel_14/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8109d 01h /ethmac/tags/rel_14/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8129d 20h /ethmac/tags/rel_14/bench/verilog/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8140d 00h /ethmac/tags/rel_14/bench/verilog/
66 Testbench fixed, code simplified, unused signals removed. mohor 8140d 06h /ethmac/tags/rel_14/bench/verilog/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8141d 17h /ethmac/tags/rel_14/bench/verilog/
49 HASH0 and HASH1 register read/write added. mohor 8143d 17h /ethmac/tags/rel_14/bench/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8149d 23h /ethmac/tags/rel_14/bench/verilog/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8210d 01h /ethmac/tags/rel_14/bench/verilog/
23 Number of addresses (wb_adr_i) minimized. mohor 8260d 02h /ethmac/tags/rel_14/bench/verilog/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8260d 05h /ethmac/tags/rel_14/bench/verilog/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8284d 23h /ethmac/tags/rel_14/bench/verilog/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8324d 23h /ethmac/tags/rel_14/bench/verilog/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8333d 23h /ethmac/tags/rel_14/bench/verilog/
12 Directory structure changed. Files checked and joind together. mohor 8340d 16h /ethmac/tags/rel_14/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.