OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [bench/] [verilog/] - Rev 243

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Late collision is not reported any more. tadejm 7854d 11h /ethmac/tags/rel_14/bench/verilog/
227 Changed BIST scan signals. tadejm 7881d 07h /ethmac/tags/rel_14/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7881d 10h /ethmac/tags/rel_14/bench/verilog/
216 Bist signals added. mohor 7888d 11h /ethmac/tags/rel_14/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7890d 11h /ethmac/tags/rel_14/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7909d 10h /ethmac/tags/rel_14/bench/verilog/
192 Some additional reports added tadej 7911d 06h /ethmac/tags/rel_14/bench/verilog/
191 Bug repaired in eth_phy device tadej 7911d 06h /ethmac/tags/rel_14/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).		 mohor 7911d 07h /ethmac/tags/rel_14/bench/verilog/
188 PHY changed. tadej 7912d 04h /ethmac/tags/rel_14/bench/verilog/
182 Full duplex test improved. tadej 7913d 06h /ethmac/tags/rel_14/bench/verilog/
181 MIIM test look better. mohor 7913d 09h /ethmac/tags/rel_14/bench/verilog/
180 Bench outputs data to display every 128 bytes. mohor 7916d 05h /ethmac/tags/rel_14/bench/verilog/
179 Beautiful tests merget together mohor 7916d 05h /ethmac/tags/rel_14/bench/verilog/
178 Rearanged testcases mohor 7916d 05h /ethmac/tags/rel_14/bench/verilog/
177 Bug in MIIM fixed. mohor 7916d 09h /ethmac/tags/rel_14/bench/verilog/
170 Headers changed. mohor 7916d 12h /ethmac/tags/rel_14/bench/verilog/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7916d 12h /ethmac/tags/rel_14/bench/verilog/
158 Typo fixed. mohor 7921d 08h /ethmac/tags/rel_14/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7923d 13h /ethmac/tags/rel_14/bench/verilog/
156 Valid testbench. mohor 7923d 13h /ethmac/tags/rel_14/bench/verilog/
155 Minor changes. mohor 7923d 13h /ethmac/tags/rel_14/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7966d 07h /ethmac/tags/rel_14/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7968d 07h /ethmac/tags/rel_14/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 7972d 10h /ethmac/tags/rel_14/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.		 mohor 7972d 10h /ethmac/tags/rel_14/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8049d 14h /ethmac/tags/rel_14/bench/verilog/
107 TX_BUF_BASE changed. mohor 8049d 14h /ethmac/tags/rel_14/bench/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8094d 11h /ethmac/tags/rel_14/bench/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8115d 07h /ethmac/tags/rel_14/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.