OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_14/] [rtl/] [verilog/] - Rev 55

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Changed that were lost with last update put back to the file. mohor 8111d 01h /ethmac/tags/rel_14/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8111d 15h /ethmac/tags/rel_14/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8111d 16h /ethmac/tags/rel_14/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8111d 16h /ethmac/tags/rel_14/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8111d 17h /ethmac/tags/rel_14/rtl/verilog/
48 RxOverRun added to statuses. mohor 8113d 19h /ethmac/tags/rel_14/rtl/verilog/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8113d 19h /ethmac/tags/rel_14/rtl/verilog/
46 HASH0 and HASH1 registers added. mohor 8113d 19h /ethmac/tags/rel_14/rtl/verilog/
43 Tx status is written back to the BD. mohor 8115d 03h /ethmac/tags/rel_14/rtl/verilog/
42 Rx status is written back to the BD. mohor 8117d 20h /ethmac/tags/rel_14/rtl/verilog/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8119d 22h /ethmac/tags/rel_14/rtl/verilog/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8120d 20h /ethmac/tags/rel_14/rtl/verilog/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8125d 00h /ethmac/tags/rel_14/rtl/verilog/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8134d 02h /ethmac/tags/rel_14/rtl/verilog/
37 Link in the header changed. mohor 8134d 02h /ethmac/tags/rel_14/rtl/verilog/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8182d 21h /ethmac/tags/rel_14/rtl/verilog/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8183d 02h /ethmac/tags/rel_14/rtl/verilog/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8183d 02h /ethmac/tags/rel_14/rtl/verilog/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8204d 22h /ethmac/tags/rel_14/rtl/verilog/
24 Log file added. mohor 8230d 01h /ethmac/tags/rel_14/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.