OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] - Rev 348

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5491d 06h /ethmac/tags/rel_15/
335 New directory structure. root 5548d 12h /ethmac/tags/rel_15/
273 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7786d 08h /ethmac/tags/rel_15/
272 When control packets were received, they were ignored in some cases. tadejm 7786d 08h /ethmac/tags/rel_15/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7787d 09h /ethmac/tags/rel_15/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7788d 10h /ethmac/tags/rel_15/
268 Release 1.19. Control frame description changed. mohor 7842d 03h /ethmac/tags/rel_15/
267 Full duplex control frames tested. mohor 7842d 05h /ethmac/tags/rel_15/
266 Flow control test almost finished. mohor 7847d 04h /ethmac/tags/rel_15/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7847d 08h /ethmac/tags/rel_15/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7847d 19h /ethmac/tags/rel_15/
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.
mohor 7847d 20h /ethmac/tags/rel_15/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7847d 20h /ethmac/tags/rel_15/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7848d 08h /ethmac/tags/rel_15/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7848d 21h /ethmac/tags/rel_15/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7848d 21h /ethmac/tags/rel_15/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7848d 21h /ethmac/tags/rel_15/
255 TPauseRq synchronized to tx_clk. mohor 7848d 21h /ethmac/tags/rel_15/
254 Temp version. mohor 7850d 01h /ethmac/tags/rel_15/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7850d 03h /ethmac/tags/rel_15/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.