OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [bench] - Rev 189

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7912d 04h /ethmac/tags/rel_15/bench
188 PHY changed. tadej 7913d 01h /ethmac/tags/rel_15/bench
182 Full duplex test improved. tadej 7914d 03h /ethmac/tags/rel_15/bench
181 MIIM test look better. mohor 7914d 06h /ethmac/tags/rel_15/bench
180 Bench outputs data to display every 128 bytes. mohor 7917d 02h /ethmac/tags/rel_15/bench
179 Beautiful tests merget together mohor 7917d 02h /ethmac/tags/rel_15/bench
178 Rearanged testcases mohor 7917d 02h /ethmac/tags/rel_15/bench
177 Bug in MIIM fixed. mohor 7917d 06h /ethmac/tags/rel_15/bench
170 Headers changed. mohor 7917d 08h /ethmac/tags/rel_15/bench
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7917d 09h /ethmac/tags/rel_15/bench
158 Typo fixed. mohor 7922d 05h /ethmac/tags/rel_15/bench
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7924d 10h /ethmac/tags/rel_15/bench
156 Valid testbench. mohor 7924d 10h /ethmac/tags/rel_15/bench
155 Minor changes. mohor 7924d 10h /ethmac/tags/rel_15/bench
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7967d 04h /ethmac/tags/rel_15/bench
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7969d 04h /ethmac/tags/rel_15/bench
117 Clock mrx_clk set to 2.5 MHz. mohor 7973d 07h /ethmac/tags/rel_15/bench
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7973d 07h /ethmac/tags/rel_15/bench
108 Testbench supports unaligned accesses. mohor 8050d 11h /ethmac/tags/rel_15/bench
107 TX_BUF_BASE changed. mohor 8050d 11h /ethmac/tags/rel_15/bench
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8095d 08h /ethmac/tags/rel_15/bench
80 Small fixes for external/internal DMA missmatches. mohor 8116d 04h /ethmac/tags/rel_15/bench
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8126d 08h /ethmac/tags/rel_15/bench
66 Testbench fixed, code simplified, unused signals removed. mohor 8126d 14h /ethmac/tags/rel_15/bench
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8128d 01h /ethmac/tags/rel_15/bench
49 HASH0 and HASH1 register read/write added. mohor 8130d 01h /ethmac/tags/rel_15/bench
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8136d 07h /ethmac/tags/rel_15/bench
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8196d 08h /ethmac/tags/rel_15/bench
23 Number of addresses (wb_adr_i) minimized. mohor 8246d 10h /ethmac/tags/rel_15/bench
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8246d 12h /ethmac/tags/rel_15/bench

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.