OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_15/] [rtl/] - Rev 363

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4809d 02h /ethmac/tags/rel_15/rtl/
335 New directory structure. root 4866d 08h /ethmac/tags/rel_15/rtl/
273 This commit was manufactured by cvs2svn to create tag 'rel_15'. 7104d 04h /ethmac/tags/rel_15/rtl/
272 When control packets were received, they were ignored in some cases. tadejm 7104d 04h /ethmac/tags/rel_15/rtl/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7105d 06h /ethmac/tags/rel_15/rtl/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7106d 06h /ethmac/tags/rel_15/rtl/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7165d 04h /ethmac/tags/rel_15/rtl/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7165d 16h /ethmac/tags/rel_15/rtl/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7166d 17h /ethmac/tags/rel_15/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7166d 17h /ethmac/tags/rel_15/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7166d 17h /ethmac/tags/rel_15/rtl/
255 TPauseRq synchronized to tx_clk. mohor 7166d 18h /ethmac/tags/rel_15/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7167d 23h /ethmac/tags/rel_15/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 7168d 00h /ethmac/tags/rel_15/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 7168d 00h /ethmac/tags/rel_15/rtl/
248 wb_rst_i is used for MIIM reset. mohor 7169d 00h /ethmac/tags/rel_15/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7172d 03h /ethmac/tags/rel_15/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7172d 23h /ethmac/tags/rel_15/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7173d 19h /ethmac/tags/rel_15/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7173d 19h /ethmac/tags/rel_15/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7173d 19h /ethmac/tags/rel_15/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7173d 19h /ethmac/tags/rel_15/rtl/
238 Defines fixed to use generic RAM by default. mohor 7185d 23h /ethmac/tags/rel_15/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7188d 05h /ethmac/tags/rel_15/rtl/
232 fpga define added. mohor 7193d 23h /ethmac/tags/rel_15/rtl/
229 case changed to casex. mohor 7199d 21h /ethmac/tags/rel_15/rtl/
227 Changed BIST scan signals. tadejm 7200d 01h /ethmac/tags/rel_15/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7200d 02h /ethmac/tags/rel_15/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7204d 02h /ethmac/tags/rel_15/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7207d 02h /ethmac/tags/rel_15/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.