OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] - Rev 244

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7980d 14h /ethmac/tags/rel_16/
243 Late collision is not reported any more. tadejm 7980d 20h /ethmac/tags/rel_16/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7981d 11h /ethmac/tags/rel_16/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7981d 11h /ethmac/tags/rel_16/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7981d 11h /ethmac/tags/rel_16/
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7981d 11h /ethmac/tags/rel_16/
238 Defines fixed to use generic RAM by default. mohor 7993d 15h /ethmac/tags/rel_16/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7995d 20h /ethmac/tags/rel_16/
235 rev 4. mohor 7996d 11h /ethmac/tags/rel_16/
234 Figure list assed to the revision 3. mohor 7996d 19h /ethmac/tags/rel_16/
233 Revision 0.3 released. Some figures added. mohor 7996d 19h /ethmac/tags/rel_16/
232 fpga define added. mohor 8001d 14h /ethmac/tags/rel_16/
231 Description of Core Modules added (figure). mohor 8003d 16h /ethmac/tags/rel_16/
229 case changed to casex. mohor 8007d 12h /ethmac/tags/rel_16/
227 Changed BIST scan signals. tadejm 8007d 16h /ethmac/tags/rel_16/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 8007d 17h /ethmac/tags/rel_16/
225 Some minor changes. tadejm 8007d 18h /ethmac/tags/rel_16/
224 Signals for a wave window in Modelsim. tadejm 8007d 19h /ethmac/tags/rel_16/
223 Some code changed due to bug fixes. tadejm 8007d 19h /ethmac/tags/rel_16/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 8011d 17h /ethmac/tags/rel_16/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.