OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_16/] - Rev 268

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
268 Release 1.19. Control frame description changed. mohor 7992d 03h /ethmac/tags/rel_16
267 Full duplex control frames tested. mohor 7992d 05h /ethmac/tags/rel_16
266 Flow control test almost finished. mohor 7997d 04h /ethmac/tags/rel_16
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.		 mohor 7997d 08h /ethmac/tags/rel_16
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7997d 19h /ethmac/tags/rel_16
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7997d 19h /ethmac/tags/rel_16
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7997d 19h /ethmac/tags/rel_16
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7998d 07h /ethmac/tags/rel_16
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7998d 21h /ethmac/tags/rel_16
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7998d 21h /ethmac/tags/rel_16
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7998d 21h /ethmac/tags/rel_16
255 TPauseRq synchronized to tx_clk. mohor 7998d 21h /ethmac/tags/rel_16
254 Temp version. mohor 8000d 01h /ethmac/tags/rel_16
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 8000d 03h /ethmac/tags/rel_16
252 Just some updates. tadejm 8000d 04h /ethmac/tags/rel_16
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 8000d 04h /ethmac/tags/rel_16
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 8000d 04h /ethmac/tags/rel_16
248 wb_rst_i is used for MIIM reset. mohor 8001d 04h /ethmac/tags/rel_16
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 8004d 07h /ethmac/tags/rel_16
245 Rev 1.7. mohor 8005d 01h /ethmac/tags/rel_16

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.