OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] - Rev 263

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7849d 16h /ethmac/tags/rel_17/
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7849d 16h /ethmac/tags/rel_17/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7849d 16h /ethmac/tags/rel_17/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7850d 04h /ethmac/tags/rel_17/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7850d 18h /ethmac/tags/rel_17/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7850d 18h /ethmac/tags/rel_17/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7850d 18h /ethmac/tags/rel_17/
255 TPauseRq synchronized to tx_clk. mohor 7850d 18h /ethmac/tags/rel_17/
254 Temp version. mohor 7851d 22h /ethmac/tags/rel_17/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7852d 00h /ethmac/tags/rel_17/
252 Just some updates. tadejm 7852d 01h /ethmac/tags/rel_17/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7852d 01h /ethmac/tags/rel_17/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7852d 01h /ethmac/tags/rel_17/
248 wb_rst_i is used for MIIM reset. mohor 7853d 01h /ethmac/tags/rel_17/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7856d 04h /ethmac/tags/rel_17/
245 Rev 1.7. mohor 7856d 22h /ethmac/tags/rel_17/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7857d 00h /ethmac/tags/rel_17/
243 Late collision is not reported any more. tadejm 7857d 05h /ethmac/tags/rel_17/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7857d 20h /ethmac/tags/rel_17/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7857d 20h /ethmac/tags/rel_17/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.