OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] - Rev 338

Rev

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4160d 07h /ethmac/tags/rel_17/rtl/
335 New directory structure. root 4217d 12h /ethmac/tags/rel_17/rtl/
287 This commit was manufactured by cvs2svn to create tag 'rel_17'. 6313d 10h /ethmac/tags/rel_17/rtl/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 6313d 10h /ethmac/tags/rel_17/rtl/
285 Binary operator used instead of unary (xnor). mohor 6313d 11h /ethmac/tags/rel_17/rtl/
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 6341d 12h /ethmac/tags/rel_17/rtl/
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 6369d 06h /ethmac/tags/rel_17/rtl/
280 Reset has priority in some flipflops. mohor 6447d 07h /ethmac/tags/rel_17/rtl/
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.
mohor 6447d 08h /ethmac/tags/rel_17/rtl/
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 6447d 08h /ethmac/tags/rel_17/rtl/
276 Defer indication changed. tadejm 6447d 08h /ethmac/tags/rel_17/rtl/
275 Fix MTxErr or prevent sending too big frames. mohor 6454d 13h /ethmac/tags/rel_17/rtl/
272 When control packets were received, they were ignored in some cases. tadejm 6455d 08h /ethmac/tags/rel_17/rtl/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 6456d 10h /ethmac/tags/rel_17/rtl/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 6457d 10h /ethmac/tags/rel_17/rtl/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 6516d 09h /ethmac/tags/rel_17/rtl/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6516d 20h /ethmac/tags/rel_17/rtl/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 6517d 21h /ethmac/tags/rel_17/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 6517d 22h /ethmac/tags/rel_17/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 6517d 22h /ethmac/tags/rel_17/rtl/
255 TPauseRq synchronized to tx_clk. mohor 6517d 22h /ethmac/tags/rel_17/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6519d 04h /ethmac/tags/rel_17/rtl/
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.
mohor 6519d 04h /ethmac/tags/rel_17/rtl/
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.
mohor 6519d 04h /ethmac/tags/rel_17/rtl/
248 wb_rst_i is used for MIIM reset. mohor 6520d 04h /ethmac/tags/rel_17/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 6523d 07h /ethmac/tags/rel_17/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6524d 03h /ethmac/tags/rel_17/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 6524d 23h /ethmac/tags/rel_17/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 6524d 23h /ethmac/tags/rel_17/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 6525d 00h /ethmac/tags/rel_17/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.