OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] [verilog/] [eth_top.v] - Rev 218

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
59 Changes that were lost when updating from 1.11 to 1.14 fixed. mohor 8113d 02h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8113d 17h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8115d 20h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
43 Tx status is written back to the BD. mohor 8117d 04h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
42 Rx status is written back to the BD. mohor 8119d 21h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8121d 23h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
37 Link in the header changed. mohor 8136d 03h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8184d 23h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8185d 03h /ethmac/tags/rel_17/rtl/verilog/eth_top.v
23 Number of addresses (wb_adr_i) minimized. mohor 8232d 02h /ethmac/tags/rel_17/rtl/verilog/eth_top.v

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.