URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_17/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 338

Rev	Log message	Author	Age	Path
164	Ethernet debug registers removed.	mohor	7899d 15h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
159	Async reset for WB_ACK_O removed (when core was in reset, it was impossible to access BDs). RxPointers and TxPointers names changed to be more descriptive. TxUnderRun synchronized.	mohor	7901d 09h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
150	Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal was not used OK.	mohor	7905d 07h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7926d 06h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7946d 07h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7948d 10h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
118	ShiftEnded synchronization changed.	mohor	7952d 01h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7953d 10h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
113	RxPointer bug fixed.	mohor	7960d 23h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	7961d 13h	/ethmac/tags/rel_17/rtl/verilog/eth_wishbone.v