OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_19] - Rev 263

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7841d 22h /ethmac/tags/rel_19
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7841d 22h /ethmac/tags/rel_19
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7841d 22h /ethmac/tags/rel_19
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7842d 10h /ethmac/tags/rel_19
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7842d 23h /ethmac/tags/rel_19
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7843d 00h /ethmac/tags/rel_19
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7843d 00h /ethmac/tags/rel_19
255 TPauseRq synchronized to tx_clk. mohor 7843d 00h /ethmac/tags/rel_19
254 Temp version. mohor 7844d 03h /ethmac/tags/rel_19
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7844d 06h /ethmac/tags/rel_19
252 Just some updates. tadejm 7844d 06h /ethmac/tags/rel_19
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7844d 06h /ethmac/tags/rel_19
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7844d 06h /ethmac/tags/rel_19
248 wb_rst_i is used for MIIM reset. mohor 7845d 06h /ethmac/tags/rel_19
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7848d 09h /ethmac/tags/rel_19
245 Rev 1.7. mohor 7849d 03h /ethmac/tags/rel_19
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7849d 05h /ethmac/tags/rel_19
243 Late collision is not reported any more. tadejm 7849d 11h /ethmac/tags/rel_19
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7850d 01h /ethmac/tags/rel_19
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7850d 01h /ethmac/tags/rel_19

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.