OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_2/] - Rev 93

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8073d 05h /ethmac/tags/rel_2/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8074d 07h /ethmac/tags/rel_2/
91 Comments in Slovene language removed. mohor 8074d 07h /ethmac/tags/rel_2/
90 casex changed with case, fifo reset changed. mohor 8074d 07h /ethmac/tags/rel_2/
89 TX_BD_NUM, MAC_ADDR0 and MAC_ADDR1 register description
changed.		 mohor 8078d 05h /ethmac/tags/rel_2/
88 rx_fifo was not always cleared ok. Fixed. mohor 8084d 04h /ethmac/tags/rel_2/
87 Status was not latched correctly sometimes. Fixed. mohor 8084d 06h /ethmac/tags/rel_2/
86 Big Endian problem when sending frames fixed. mohor 8085d 13h /ethmac/tags/rel_2/
85 Log info was missing. mohor 8090d 23h /ethmac/tags/rel_2/
84 LinkFail signal was not latching appropriate bit. mohor 8090d 23h /ethmac/tags/rel_2/
83 MAC address recognition was not correct (bytes swaped). mohor 8090d 23h /ethmac/tags/rel_2/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8091d 01h /ethmac/tags/rel_2/
81 Typos fixed, INT_SOURCE and INT_MASK registers changed. mohor 8091d 01h /ethmac/tags/rel_2/
80 Small fixes for external/internal DMA missmatches. mohor 8095d 03h /ethmac/tags/rel_2/
79 RetryCntLatched was unused and removed from design mohor 8095d 04h /ethmac/tags/rel_2/
78 WB_SEL_I was unused and removed from design mohor 8095d 04h /ethmac/tags/rel_2/
77 Interrupts changed mohor 8095d 04h /ethmac/tags/rel_2/
76 Interrupts changed in the top file mohor 8095d 04h /ethmac/tags/rel_2/
75 r_Bro is used for accepting/denying frames mohor 8095d 04h /ethmac/tags/rel_2/
74 Reset values are passed to registers through parameters mohor 8095d 04h /ethmac/tags/rel_2/
73 Number of interrupts changed mohor 8095d 04h /ethmac/tags/rel_2/
72 Retry is not activated when a Tx Underrun occured mohor 8099d 07h /ethmac/tags/rel_2/
71 Address recognition system added. Buffer Descriptors changed. DMA section
changed. Ports changed.		 mohor 8103d 08h /ethmac/tags/rel_2/
70 Small fixes. mohor 8103d 09h /ethmac/tags/rel_2/
69 Define missmatch fixed. mohor 8104d 07h /ethmac/tags/rel_2/
68 Registered trimmed. Unused registers removed. mohor 8105d 06h /ethmac/tags/rel_2/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8105d 07h /ethmac/tags/rel_2/
66 Testbench fixed, code simplified, unused signals removed. mohor 8105d 13h /ethmac/tags/rel_2/
65 Testbench fixed, code simplified, unused signals removed. mohor 8105d 13h /ethmac/tags/rel_2/
64 Status was not written correctly when frames were discarted because of
address mismatch.		 mohor 8106d 03h /ethmac/tags/rel_2/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.