OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 221

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7864d 10h /ethmac/tags/rel_20/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7867d 10h /ethmac/tags/rel_20/
218 Typo error fixed. (When using Bist) mohor 7867d 12h /ethmac/tags/rel_20/
217 Bist supported. mohor 7867d 12h /ethmac/tags/rel_20/
216 Bist signals added. mohor 7867d 12h /ethmac/tags/rel_20/
215 Bist supported. mohor 7867d 13h /ethmac/tags/rel_20/
214 Signals for WISHBONE B3 compliant interface added. mohor 7868d 09h /ethmac/tags/rel_20/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7868d 09h /ethmac/tags/rel_20/
212 Minor $display change. mohor 7868d 09h /ethmac/tags/rel_20/
211 Bist added. mohor 7868d 09h /ethmac/tags/rel_20/
210 BIST added. mohor 7868d 09h /ethmac/tags/rel_20/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7869d 13h /ethmac/tags/rel_20/
208 Virtual Silicon RAMs moved to lib directory tadej 7885d 06h /ethmac/tags/rel_20/
207 Virtual Silicon RAM support fixed tadej 7885d 07h /ethmac/tags/rel_20/
206 Virtual Silicon RAM added to the simulation. mohor 7885d 07h /ethmac/tags/rel_20/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7885d 07h /ethmac/tags/rel_20/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7885d 07h /ethmac/tags/rel_20/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7885d 07h /ethmac/tags/rel_20/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.		 mohor 7888d 09h /ethmac/tags/rel_20/
201 Core size added to the document. mohor 7888d 09h /ethmac/tags/rel_20/
200 File with lower case checked in instead. mohor 7888d 09h /ethmac/tags/rel_20/
199 Datasheet name changed to lower case name. mohor 7888d 10h /ethmac/tags/rel_20/
198 Removed file. File with name in lower case will be added instead. mohor 7888d 10h /ethmac/tags/rel_20/
197 Ethernet Data Sheet. mohor 7888d 10h /ethmac/tags/rel_20/
196 Ethernet product brief. mohor 7888d 11h /ethmac/tags/rel_20/
195 Product brief removed because it is the same as Datasheet. mohor 7888d 11h /ethmac/tags/rel_20/
194 Full duplex tests modified and testbench bug repaired. tadej 7888d 11h /ethmac/tags/rel_20/
193 Temp version (backup). mohor 7888d 13h /ethmac/tags/rel_20/
192 Some additional reports added tadej 7890d 08h /ethmac/tags/rel_20/
191 Bug repaired in eth_phy device tadej 7890d 08h /ethmac/tags/rel_20/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.