Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 227


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
227 Changed BIST scan signals. tadejm 6584d 04h /ethmac/tags/rel_20/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6584d 05h /ethmac/tags/rel_20/
225 Some minor changes. tadejm 6584d 05h /ethmac/tags/rel_20/
224 Signals for a wave window in Modelsim. tadejm 6584d 07h /ethmac/tags/rel_20/
223 Some code changed due to bug fixes. tadejm 6584d 07h /ethmac/tags/rel_20/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6588d 05h /ethmac/tags/rel_20/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
mohor 6591d 05h /ethmac/tags/rel_20/
218 Typo error fixed. (When using Bist) mohor 6591d 07h /ethmac/tags/rel_20/
217 Bist supported. mohor 6591d 07h /ethmac/tags/rel_20/
216 Bist signals added. mohor 6591d 07h /ethmac/tags/rel_20/
215 Bist supported. mohor 6591d 08h /ethmac/tags/rel_20/
214 Signals for WISHBONE B3 compliant interface added. mohor 6592d 04h /ethmac/tags/rel_20/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6592d 04h /ethmac/tags/rel_20/
212 Minor $display change. mohor 6592d 04h /ethmac/tags/rel_20/
211 Bist added. mohor 6592d 04h /ethmac/tags/rel_20/
210 BIST added. mohor 6592d 04h /ethmac/tags/rel_20/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6593d 07h /ethmac/tags/rel_20/
208 Virtual Silicon RAMs moved to lib directory tadej 6609d 01h /ethmac/tags/rel_20/
207 Virtual Silicon RAM support fixed tadej 6609d 01h /ethmac/tags/rel_20/
206 Virtual Silicon RAM added to the simulation. mohor 6609d 02h /ethmac/tags/rel_20/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.