OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 242

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7860d 07h /ethmac/tags/rel_20
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7860d 07h /ethmac/tags/rel_20
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7860d 07h /ethmac/tags/rel_20
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7860d 07h /ethmac/tags/rel_20
238 Defines fixed to use generic RAM by default. mohor 7872d 11h /ethmac/tags/rel_20
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7874d 17h /ethmac/tags/rel_20
235 rev 4. mohor 7875d 07h /ethmac/tags/rel_20
234 Figure list assed to the revision 3. mohor 7875d 15h /ethmac/tags/rel_20
233 Revision 0.3 released. Some figures added. mohor 7875d 16h /ethmac/tags/rel_20
232 fpga define added. mohor 7880d 11h /ethmac/tags/rel_20
231 Description of Core Modules added (figure). mohor 7882d 12h /ethmac/tags/rel_20
229 case changed to casex. mohor 7886d 09h /ethmac/tags/rel_20
227 Changed BIST scan signals. tadejm 7886d 12h /ethmac/tags/rel_20
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7886d 14h /ethmac/tags/rel_20
225 Some minor changes. tadejm 7886d 14h /ethmac/tags/rel_20
224 Signals for a wave window in Modelsim. tadejm 7886d 15h /ethmac/tags/rel_20
223 Some code changed due to bug fixes. tadejm 7886d 15h /ethmac/tags/rel_20
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7890d 13h /ethmac/tags/rel_20
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7893d 14h /ethmac/tags/rel_20
218 Typo error fixed. (When using Bist) mohor 7893d 16h /ethmac/tags/rel_20
217 Bist supported. mohor 7893d 16h /ethmac/tags/rel_20
216 Bist signals added. mohor 7893d 16h /ethmac/tags/rel_20
215 Bist supported. mohor 7893d 17h /ethmac/tags/rel_20
214 Signals for WISHBONE B3 compliant interface added. mohor 7894d 13h /ethmac/tags/rel_20
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7894d 13h /ethmac/tags/rel_20
212 Minor $display change. mohor 7894d 13h /ethmac/tags/rel_20
211 Bist added. mohor 7894d 13h /ethmac/tags/rel_20
210 BIST added. mohor 7894d 13h /ethmac/tags/rel_20
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7895d 16h /ethmac/tags/rel_20
208 Virtual Silicon RAMs moved to lib directory tadej 7911d 10h /ethmac/tags/rel_20

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.