OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] - Rev 30

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
30 BD section updated. mohor 8188d 04h /ethmac/tags/rel_20
29 Generic memory model is used. Defines are changed for the same reason. mohor 8208d 03h /ethmac/tags/rel_20
28 New release. Name changed to lower case. mohor 8210d 18h /ethmac/tags/rel_20
27 File names changed to lower case. mohor 8210d 18h /ethmac/tags/rel_20
26 First release of product brief. mohor 8210d 18h /ethmac/tags/rel_20
25 First release of product brief. mohor 8210d 19h /ethmac/tags/rel_20
24 Log file added. mohor 8233d 06h /ethmac/tags/rel_20
23 Number of addresses (wb_adr_i) minimized. mohor 8233d 06h /ethmac/tags/rel_20
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8233d 08h /ethmac/tags/rel_20
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8234d 05h /ethmac/tags/rel_20
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8258d 02h /ethmac/tags/rel_20
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8258d 02h /ethmac/tags/rel_20
18 Few little NCSIM warnings fixed. mohor 8271d 03h /ethmac/tags/rel_20
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8298d 03h /ethmac/tags/rel_20
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8305d 09h /ethmac/tags/rel_20
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.		 mohor 8307d 02h /ethmac/tags/rel_20
14 Unconnected signals are now connected. mohor 8311d 08h /ethmac/tags/rel_20
13 New directory structure. Files upodated and put together. mohor 8313d 16h /ethmac/tags/rel_20
12 Directory structure changed. Files checked and joind together. mohor 8313d 19h /ethmac/tags/rel_20
11 Directory structure changed. Files checked and joind together. mohor 8313d 20h /ethmac/tags/rel_20

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.