OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] - Rev 189

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6464d 12h /ethmac/tags/rel_20/bench/
188 PHY changed. tadej 6465d 08h /ethmac/tags/rel_20/bench/
182 Full duplex test improved. tadej 6466d 10h /ethmac/tags/rel_20/bench/
181 MIIM test look better. mohor 6466d 13h /ethmac/tags/rel_20/bench/
180 Bench outputs data to display every 128 bytes. mohor 6469d 09h /ethmac/tags/rel_20/bench/
179 Beautiful tests merget together mohor 6469d 10h /ethmac/tags/rel_20/bench/
178 Rearanged testcases mohor 6469d 10h /ethmac/tags/rel_20/bench/
177 Bug in MIIM fixed. mohor 6469d 14h /ethmac/tags/rel_20/bench/
170 Headers changed. mohor 6469d 16h /ethmac/tags/rel_20/bench/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 6469d 16h /ethmac/tags/rel_20/bench/
158 Typo fixed. mohor 6474d 12h /ethmac/tags/rel_20/bench/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 6476d 17h /ethmac/tags/rel_20/bench/
156 Valid testbench. mohor 6476d 17h /ethmac/tags/rel_20/bench/
155 Minor changes. mohor 6476d 17h /ethmac/tags/rel_20/bench/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6519d 11h /ethmac/tags/rel_20/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6521d 12h /ethmac/tags/rel_20/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6525d 14h /ethmac/tags/rel_20/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6525d 14h /ethmac/tags/rel_20/bench/
108 Testbench supports unaligned accesses. mohor 6602d 18h /ethmac/tags/rel_20/bench/
107 TX_BUF_BASE changed. mohor 6602d 18h /ethmac/tags/rel_20/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 6647d 15h /ethmac/tags/rel_20/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6668d 11h /ethmac/tags/rel_20/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 6678d 15h /ethmac/tags/rel_20/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 6678d 21h /ethmac/tags/rel_20/bench/
51 Added separate tests for Multicast, Unicast, Broadcast billditt 6680d 08h /ethmac/tags/rel_20/bench/
49 HASH0 and HASH1 register read/write added. mohor 6682d 08h /ethmac/tags/rel_20/bench/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 6688d 14h /ethmac/tags/rel_20/bench/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 6748d 16h /ethmac/tags/rel_20/bench/
23 Number of addresses (wb_adr_i) minimized. mohor 6798d 17h /ethmac/tags/rel_20/bench/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 6798d 20h /ethmac/tags/rel_20/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.