OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_20/] [bench/] - Rev 223

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
223 Some code changed due to bug fixes. tadejm 6854d 18h /ethmac/tags/rel_20/bench/
216 Bist signals added. mohor 6861d 18h /ethmac/tags/rel_20/bench/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6863d 18h /ethmac/tags/rel_20/bench/
194 Full duplex tests modified and testbench bug repaired. tadej 6882d 17h /ethmac/tags/rel_20/bench/
192 Some additional reports added tadej 6884d 14h /ethmac/tags/rel_20/bench/
191 Bug repaired in eth_phy device tadej 6884d 14h /ethmac/tags/rel_20/bench/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6884d 15h /ethmac/tags/rel_20/bench/
188 PHY changed. tadej 6885d 12h /ethmac/tags/rel_20/bench/
182 Full duplex test improved. tadej 6886d 14h /ethmac/tags/rel_20/bench/
181 MIIM test look better. mohor 6886d 16h /ethmac/tags/rel_20/bench/
180 Bench outputs data to display every 128 bytes. mohor 6889d 12h /ethmac/tags/rel_20/bench/
179 Beautiful tests merget together mohor 6889d 13h /ethmac/tags/rel_20/bench/
178 Rearanged testcases mohor 6889d 13h /ethmac/tags/rel_20/bench/
177 Bug in MIIM fixed. mohor 6889d 17h /ethmac/tags/rel_20/bench/
170 Headers changed. mohor 6889d 19h /ethmac/tags/rel_20/bench/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 6889d 20h /ethmac/tags/rel_20/bench/
158 Typo fixed. mohor 6894d 15h /ethmac/tags/rel_20/bench/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 6896d 21h /ethmac/tags/rel_20/bench/
156 Valid testbench. mohor 6896d 21h /ethmac/tags/rel_20/bench/
155 Minor changes. mohor 6896d 21h /ethmac/tags/rel_20/bench/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6939d 14h /ethmac/tags/rel_20/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6941d 15h /ethmac/tags/rel_20/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6945d 18h /ethmac/tags/rel_20/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6945d 18h /ethmac/tags/rel_20/bench/
108 Testbench supports unaligned accesses. mohor 7022d 21h /ethmac/tags/rel_20/bench/
107 TX_BUF_BASE changed. mohor 7022d 21h /ethmac/tags/rel_20/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 7067d 19h /ethmac/tags/rel_20/bench/
80 Small fixes for external/internal DMA missmatches. mohor 7088d 15h /ethmac/tags/rel_20/bench/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 7098d 19h /ethmac/tags/rel_20/bench/
66 Testbench fixed, code simplified, unused signals removed. mohor 7099d 00h /ethmac/tags/rel_20/bench/

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.