OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_21/] - Rev 181

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
181 MIIM test look better. mohor 8059d 00h /ethmac/tags/rel_21/
180 Bench outputs data to display every 128 bytes. mohor 8061d 20h /ethmac/tags/rel_21/
179 Beautiful tests merget together mohor 8061d 21h /ethmac/tags/rel_21/
178 Rearanged testcases mohor 8061d 21h /ethmac/tags/rel_21/
177 Bug in MIIM fixed. mohor 8062d 01h /ethmac/tags/rel_21/
176 lists changed to new directory structure mohor 8062d 02h /ethmac/tags/rel_21/
175 Script fixed to new dir structure mohor 8062d 03h /ethmac/tags/rel_21/
174 Directory keeper mohor 8062d 03h /ethmac/tags/rel_21/
173 Keeps the directory mohor 8062d 03h /ethmac/tags/rel_21/
172 NCSIM simulation environment added to cvs mohor 8062d 03h /ethmac/tags/rel_21/
171 NCSIM simulation environment added. mohor 8062d 03h /ethmac/tags/rel_21/
170 Headers changed. mohor 8062d 03h /ethmac/tags/rel_21/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 8062d 04h /ethmac/tags/rel_21/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 8063d 01h /ethmac/tags/rel_21/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 8064d 01h /ethmac/tags/rel_21/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 8065d 02h /ethmac/tags/rel_21/
165 HASH improvement needed. mohor 8065d 05h /ethmac/tags/rel_21/
164 Ethernet debug registers removed. mohor 8065d 05h /ethmac/tags/rel_21/
163 Another temporary version. Core is almost finished. Testbench not included,
yet"
mohor 8065d 21h /ethmac/tags/rel_21/
162 Another temporary version. Core is almost finished. Testbench not included,
yet.
mohor 8065d 21h /ethmac/tags/rel_21/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 8066d 03h /ethmac/tags/rel_21/
160 error acknowledge cycle termination added to display. mohor 8066d 03h /ethmac/tags/rel_21/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 8066d 23h /ethmac/tags/rel_21/
158 Typo fixed. mohor 8066d 23h /ethmac/tags/rel_21/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 8069d 05h /ethmac/tags/rel_21/
156 Valid testbench. mohor 8069d 05h /ethmac/tags/rel_21/
155 Minor changes. mohor 8069d 05h /ethmac/tags/rel_21/
154 Design document is still under construction. mohor 8070d 04h /ethmac/tags/rel_21/
153 Temp version (backup). mohor 8070d 19h /ethmac/tags/rel_21/
152 Version 1.16 created. See revision history in the document for details. mohor 8070d 19h /ethmac/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.