OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_21/] - Rev 236

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7404d 07h /ethmac/tags/rel_21/
235 rev 4. mohor 7404d 22h /ethmac/tags/rel_21/
234 Figure list assed to the revision 3. mohor 7405d 06h /ethmac/tags/rel_21/
233 Revision 0.3 released. Some figures added. mohor 7405d 06h /ethmac/tags/rel_21/
232 fpga define added. mohor 7410d 01h /ethmac/tags/rel_21/
231 Description of Core Modules added (figure). mohor 7412d 02h /ethmac/tags/rel_21/
229 case changed to casex. mohor 7415d 23h /ethmac/tags/rel_21/
227 Changed BIST scan signals. tadejm 7416d 03h /ethmac/tags/rel_21/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7416d 04h /ethmac/tags/rel_21/
225 Some minor changes. tadejm 7416d 04h /ethmac/tags/rel_21/
224 Signals for a wave window in Modelsim. tadejm 7416d 06h /ethmac/tags/rel_21/
223 Some code changed due to bug fixes. tadejm 7416d 06h /ethmac/tags/rel_21/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7420d 04h /ethmac/tags/rel_21/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7423d 04h /ethmac/tags/rel_21/
218 Typo error fixed. (When using Bist) mohor 7423d 06h /ethmac/tags/rel_21/
217 Bist supported. mohor 7423d 06h /ethmac/tags/rel_21/
216 Bist signals added. mohor 7423d 06h /ethmac/tags/rel_21/
215 Bist supported. mohor 7423d 07h /ethmac/tags/rel_21/
214 Signals for WISHBONE B3 compliant interface added. mohor 7424d 03h /ethmac/tags/rel_21/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7424d 03h /ethmac/tags/rel_21/
212 Minor $display change. mohor 7424d 03h /ethmac/tags/rel_21/
211 Bist added. mohor 7424d 03h /ethmac/tags/rel_21/
210 BIST added. mohor 7424d 03h /ethmac/tags/rel_21/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7425d 07h /ethmac/tags/rel_21/
208 Virtual Silicon RAMs moved to lib directory tadej 7441d 00h /ethmac/tags/rel_21/
207 Virtual Silicon RAM support fixed tadej 7441d 01h /ethmac/tags/rel_21/
206 Virtual Silicon RAM added to the simulation. mohor 7441d 01h /ethmac/tags/rel_21/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7441d 01h /ethmac/tags/rel_21/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7441d 01h /ethmac/tags/rel_21/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7441d 01h /ethmac/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2023 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.