OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_21/] - Rev 242

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7841d 06h /ethmac/tags/rel_21/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7841d 06h /ethmac/tags/rel_21/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7841d 06h /ethmac/tags/rel_21/
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7841d 06h /ethmac/tags/rel_21/
238 Defines fixed to use generic RAM by default. mohor 7853d 10h /ethmac/tags/rel_21/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7855d 15h /ethmac/tags/rel_21/
235 rev 4. mohor 7856d 06h /ethmac/tags/rel_21/
234 Figure list assed to the revision 3. mohor 7856d 14h /ethmac/tags/rel_21/
233 Revision 0.3 released. Some figures added. mohor 7856d 14h /ethmac/tags/rel_21/
232 fpga define added. mohor 7861d 09h /ethmac/tags/rel_21/
231 Description of Core Modules added (figure). mohor 7863d 11h /ethmac/tags/rel_21/
229 case changed to casex. mohor 7867d 07h /ethmac/tags/rel_21/
227 Changed BIST scan signals. tadejm 7867d 11h /ethmac/tags/rel_21/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7867d 12h /ethmac/tags/rel_21/
225 Some minor changes. tadejm 7867d 13h /ethmac/tags/rel_21/
224 Signals for a wave window in Modelsim. tadejm 7867d 14h /ethmac/tags/rel_21/
223 Some code changed due to bug fixes. tadejm 7867d 14h /ethmac/tags/rel_21/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7871d 12h /ethmac/tags/rel_21/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7874d 13h /ethmac/tags/rel_21/
218 Typo error fixed. (When using Bist) mohor 7874d 15h /ethmac/tags/rel_21/
217 Bist supported. mohor 7874d 15h /ethmac/tags/rel_21/
216 Bist signals added. mohor 7874d 15h /ethmac/tags/rel_21/
215 Bist supported. mohor 7874d 15h /ethmac/tags/rel_21/
214 Signals for WISHBONE B3 compliant interface added. mohor 7875d 11h /ethmac/tags/rel_21/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7875d 11h /ethmac/tags/rel_21/
212 Minor $display change. mohor 7875d 11h /ethmac/tags/rel_21/
211 Bist added. mohor 7875d 12h /ethmac/tags/rel_21/
210 BIST added. mohor 7875d 12h /ethmac/tags/rel_21/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7876d 15h /ethmac/tags/rel_21/
208 Virtual Silicon RAMs moved to lib directory tadej 7892d 09h /ethmac/tags/rel_21/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.