OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_21] - Rev 256

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7833d 17h /ethmac/tags/rel_21
255 TPauseRq synchronized to tx_clk. mohor 7833d 17h /ethmac/tags/rel_21
254 Temp version. mohor 7834d 20h /ethmac/tags/rel_21
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7834d 23h /ethmac/tags/rel_21
252 Just some updates. tadejm 7834d 23h /ethmac/tags/rel_21
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7834d 23h /ethmac/tags/rel_21
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7834d 23h /ethmac/tags/rel_21
248 wb_rst_i is used for MIIM reset. mohor 7835d 23h /ethmac/tags/rel_21
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7839d 02h /ethmac/tags/rel_21
245 Rev 1.7. mohor 7839d 20h /ethmac/tags/rel_21
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7839d 22h /ethmac/tags/rel_21
243 Late collision is not reported any more. tadejm 7840d 04h /ethmac/tags/rel_21
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7840d 18h /ethmac/tags/rel_21
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7840d 18h /ethmac/tags/rel_21
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7840d 19h /ethmac/tags/rel_21
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7840d 19h /ethmac/tags/rel_21
238 Defines fixed to use generic RAM by default. mohor 7852d 23h /ethmac/tags/rel_21
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7855d 04h /ethmac/tags/rel_21
235 rev 4. mohor 7855d 19h /ethmac/tags/rel_21
234 Figure list assed to the revision 3. mohor 7856d 03h /ethmac/tags/rel_21
233 Revision 0.3 released. Some figures added. mohor 7856d 03h /ethmac/tags/rel_21
232 fpga define added. mohor 7860d 22h /ethmac/tags/rel_21
231 Description of Core Modules added (figure). mohor 7862d 23h /ethmac/tags/rel_21
229 case changed to casex. mohor 7866d 20h /ethmac/tags/rel_21
227 Changed BIST scan signals. tadejm 7867d 00h /ethmac/tags/rel_21
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7867d 01h /ethmac/tags/rel_21
225 Some minor changes. tadejm 7867d 01h /ethmac/tags/rel_21
224 Signals for a wave window in Modelsim. tadejm 7867d 03h /ethmac/tags/rel_21
223 Some code changed due to bug fixes. tadejm 7867d 03h /ethmac/tags/rel_21
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7871d 01h /ethmac/tags/rel_21

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.