OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_22/] [rtl/] [verilog/] - Rev 92

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8097d 15h /ethmac/tags/rel_22/rtl/verilog/
91 Comments in Slovene language removed. mohor 8097d 15h /ethmac/tags/rel_22/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8097d 15h /ethmac/tags/rel_22/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8107d 12h /ethmac/tags/rel_22/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8107d 14h /ethmac/tags/rel_22/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8108d 21h /ethmac/tags/rel_22/rtl/verilog/
85 Log info was missing. mohor 8114d 07h /ethmac/tags/rel_22/rtl/verilog/
84 LinkFail signal was not latching appropriate bit. mohor 8114d 07h /ethmac/tags/rel_22/rtl/verilog/
83 MAC address recognition was not correct (bytes swaped). mohor 8114d 07h /ethmac/tags/rel_22/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8114d 09h /ethmac/tags/rel_22/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 8118d 11h /ethmac/tags/rel_22/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
77 Interrupts changed mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
76 Interrupts changed in the top file mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
73 Number of interrupts changed mohor 8118d 12h /ethmac/tags/rel_22/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 8122d 15h /ethmac/tags/rel_22/rtl/verilog/
70 Small fixes. mohor 8126d 17h /ethmac/tags/rel_22/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.