OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_23/] - Rev 254

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
254 Temp version. mohor 7834d 03h /ethmac/tags/rel_23
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7834d 05h /ethmac/tags/rel_23
252 Just some updates. tadejm 7834d 06h /ethmac/tags/rel_23
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7834d 06h /ethmac/tags/rel_23
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7834d 06h /ethmac/tags/rel_23
248 wb_rst_i is used for MIIM reset. mohor 7835d 06h /ethmac/tags/rel_23
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7838d 09h /ethmac/tags/rel_23
245 Rev 1.7. mohor 7839d 03h /ethmac/tags/rel_23
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7839d 05h /ethmac/tags/rel_23
243 Late collision is not reported any more. tadejm 7839d 10h /ethmac/tags/rel_23
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7840d 01h /ethmac/tags/rel_23
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7840d 01h /ethmac/tags/rel_23
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7840d 01h /ethmac/tags/rel_23
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7840d 01h /ethmac/tags/rel_23
238 Defines fixed to use generic RAM by default. mohor 7852d 05h /ethmac/tags/rel_23
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7854d 11h /ethmac/tags/rel_23
235 rev 4. mohor 7855d 01h /ethmac/tags/rel_23
234 Figure list assed to the revision 3. mohor 7855d 09h /ethmac/tags/rel_23
233 Revision 0.3 released. Some figures added. mohor 7855d 10h /ethmac/tags/rel_23
232 fpga define added. mohor 7860d 05h /ethmac/tags/rel_23

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.