OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_23/] [rtl/] - Rev 239

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7844d 13h /ethmac/tags/rel_23/rtl
238 Defines fixed to use generic RAM by default. mohor 7856d 17h /ethmac/tags/rel_23/rtl
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7858d 22h /ethmac/tags/rel_23/rtl
232 fpga define added. mohor 7864d 16h /ethmac/tags/rel_23/rtl
229 case changed to casex. mohor 7870d 14h /ethmac/tags/rel_23/rtl
227 Changed BIST scan signals. tadejm 7870d 18h /ethmac/tags/rel_23/rtl
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7870d 19h /ethmac/tags/rel_23/rtl
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7874d 19h /ethmac/tags/rel_23/rtl
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7877d 20h /ethmac/tags/rel_23/rtl
218 Typo error fixed. (When using Bist) mohor 7877d 22h /ethmac/tags/rel_23/rtl
214 Signals for WISHBONE B3 compliant interface added. mohor 7878d 18h /ethmac/tags/rel_23/rtl
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7878d 18h /ethmac/tags/rel_23/rtl
212 Minor $display change. mohor 7878d 18h /ethmac/tags/rel_23/rtl
211 Bist added. mohor 7878d 19h /ethmac/tags/rel_23/rtl
210 BIST added. mohor 7878d 19h /ethmac/tags/rel_23/rtl
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7895d 17h /ethmac/tags/rel_23/rtl
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7895d 17h /ethmac/tags/rel_23/rtl
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7898d 18h /ethmac/tags/rel_23/rtl
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7906d 20h /ethmac/tags/rel_23/rtl
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7907d 21h /ethmac/tags/rel_23/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.