URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_23/] [rtl/] [verilog/] [eth_spram_256x32.v] - Rev 297

Rev	Log message	Author	Age	Path
297	Artisan ram instance added.	simons	7581d 10h	/ethmac/tags/rel_23/rtl/verilog/eth_spram_256x32.v
227	Changed BIST scan signals.	tadejm	7881d 10h	/ethmac/tags/rel_23/rtl/verilog/eth_spram_256x32.v
210	BIST added.	mohor	7889d 11h	/ethmac/tags/rel_23/rtl/verilog/eth_spram_256x32.v
204	ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation).	mohor	7906d 09h	/ethmac/tags/rel_23/rtl/verilog/eth_spram_256x32.v
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7968d 10h	/ethmac/tags/rel_23/rtl/verilog/eth_spram_256x32.v