OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 240

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7857d 15h /ethmac/tags/rel_24
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7857d 15h /ethmac/tags/rel_24
238 Defines fixed to use generic RAM by default. mohor 7869d 19h /ethmac/tags/rel_24
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7872d 01h /ethmac/tags/rel_24
235 rev 4. mohor 7872d 15h /ethmac/tags/rel_24
234 Figure list assed to the revision 3. mohor 7872d 23h /ethmac/tags/rel_24
233 Revision 0.3 released. Some figures added. mohor 7873d 00h /ethmac/tags/rel_24
232 fpga define added. mohor 7877d 19h /ethmac/tags/rel_24
231 Description of Core Modules added (figure). mohor 7879d 20h /ethmac/tags/rel_24
229 case changed to casex. mohor 7883d 17h /ethmac/tags/rel_24
227 Changed BIST scan signals. tadejm 7883d 21h /ethmac/tags/rel_24
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7883d 22h /ethmac/tags/rel_24
225 Some minor changes. tadejm 7883d 22h /ethmac/tags/rel_24
224 Signals for a wave window in Modelsim. tadejm 7883d 23h /ethmac/tags/rel_24
223 Some code changed due to bug fixes. tadejm 7884d 00h /ethmac/tags/rel_24
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7887d 21h /ethmac/tags/rel_24
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7890d 22h /ethmac/tags/rel_24
218 Typo error fixed. (When using Bist) mohor 7891d 00h /ethmac/tags/rel_24
217 Bist supported. mohor 7891d 00h /ethmac/tags/rel_24
216 Bist signals added. mohor 7891d 00h /ethmac/tags/rel_24
215 Bist supported. mohor 7891d 01h /ethmac/tags/rel_24
214 Signals for WISHBONE B3 compliant interface added. mohor 7891d 21h /ethmac/tags/rel_24
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7891d 21h /ethmac/tags/rel_24
212 Minor $display change. mohor 7891d 21h /ethmac/tags/rel_24
211 Bist added. mohor 7891d 21h /ethmac/tags/rel_24
210 BIST added. mohor 7891d 21h /ethmac/tags/rel_24
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7893d 00h /ethmac/tags/rel_24
208 Virtual Silicon RAMs moved to lib directory tadej 7908d 18h /ethmac/tags/rel_24
207 Virtual Silicon RAM support fixed tadej 7908d 18h /ethmac/tags/rel_24
206 Virtual Silicon RAM added to the simulation. mohor 7908d 19h /ethmac/tags/rel_24

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.