OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] - Rev 244

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7780d 21h /ethmac/tags/rel_24/
243 Late collision is not reported any more. tadejm 7781d 02h /ethmac/tags/rel_24/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).
tadejm 7781d 17h /ethmac/tags/rel_24/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.
tadejm 7781d 17h /ethmac/tags/rel_24/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7781d 17h /ethmac/tags/rel_24/
239 RxError is not generated when small frame reception is enabled and small
frames are received.
tadejm 7781d 17h /ethmac/tags/rel_24/
238 Defines fixed to use generic RAM by default. mohor 7793d 21h /ethmac/tags/rel_24/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7796d 02h /ethmac/tags/rel_24/
235 rev 4. mohor 7796d 17h /ethmac/tags/rel_24/
234 Figure list assed to the revision 3. mohor 7797d 01h /ethmac/tags/rel_24/
233 Revision 0.3 released. Some figures added. mohor 7797d 01h /ethmac/tags/rel_24/
232 fpga define added. mohor 7801d 20h /ethmac/tags/rel_24/
231 Description of Core Modules added (figure). mohor 7803d 22h /ethmac/tags/rel_24/
229 case changed to casex. mohor 7807d 18h /ethmac/tags/rel_24/
227 Changed BIST scan signals. tadejm 7807d 22h /ethmac/tags/rel_24/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7808d 00h /ethmac/tags/rel_24/
225 Some minor changes. tadejm 7808d 00h /ethmac/tags/rel_24/
224 Signals for a wave window in Modelsim. tadejm 7808d 01h /ethmac/tags/rel_24/
223 Some code changed due to bug fixes. tadejm 7808d 01h /ethmac/tags/rel_24/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7811d 23h /ethmac/tags/rel_24/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.