OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5484d 14h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
335 New directory structure. root 5541d 20h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
307 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7463d 15h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
302 mbist signals updated according to newest convention markom 7511d 22h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
299 Artisan RAMs added. mohor 7569d 18h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
227 Changed BIST scan signals. tadejm 7875d 13h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
216 Bist signals added. mohor 7882d 16h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7905d 13h /ethmac/tags/rel_24/bench/verilog/tb_ethernet_with_cop.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.