OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_24] - Rev 257

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7848d 21h /ethmac/tags/rel_24
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7848d 21h /ethmac/tags/rel_24
255 TPauseRq synchronized to tx_clk. mohor 7848d 21h /ethmac/tags/rel_24
254 Temp version. mohor 7850d 01h /ethmac/tags/rel_24
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7850d 03h /ethmac/tags/rel_24
252 Just some updates. tadejm 7850d 04h /ethmac/tags/rel_24
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7850d 04h /ethmac/tags/rel_24
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7850d 04h /ethmac/tags/rel_24
248 wb_rst_i is used for MIIM reset. mohor 7851d 04h /ethmac/tags/rel_24
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7854d 07h /ethmac/tags/rel_24
245 Rev 1.7. mohor 7855d 00h /ethmac/tags/rel_24
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7855d 03h /ethmac/tags/rel_24
243 Late collision is not reported any more. tadejm 7855d 08h /ethmac/tags/rel_24
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7855d 23h /ethmac/tags/rel_24
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7855d 23h /ethmac/tags/rel_24
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7855d 23h /ethmac/tags/rel_24
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7855d 23h /ethmac/tags/rel_24
238 Defines fixed to use generic RAM by default. mohor 7868d 03h /ethmac/tags/rel_24
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7870d 08h /ethmac/tags/rel_24
235 rev 4. mohor 7870d 23h /ethmac/tags/rel_24
234 Figure list assed to the revision 3. mohor 7871d 07h /ethmac/tags/rel_24
233 Revision 0.3 released. Some figures added. mohor 7871d 07h /ethmac/tags/rel_24
232 fpga define added. mohor 7876d 02h /ethmac/tags/rel_24
231 Description of Core Modules added (figure). mohor 7878d 04h /ethmac/tags/rel_24
229 case changed to casex. mohor 7882d 00h /ethmac/tags/rel_24
227 Changed BIST scan signals. tadejm 7882d 04h /ethmac/tags/rel_24
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7882d 06h /ethmac/tags/rel_24
225 Some minor changes. tadejm 7882d 06h /ethmac/tags/rel_24
224 Signals for a wave window in Modelsim. tadejm 7882d 07h /ethmac/tags/rel_24
223 Some code changed due to bug fixes. tadejm 7882d 07h /ethmac/tags/rel_24

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.