URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_25/] - Rev 44

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
44	Ethernet Datasheet added to cvs.	mohor	8114d 22h	/ethmac/tags/rel_25/
43	Tx status is written back to the BD.	mohor	8116d 00h	/ethmac/tags/rel_25/
42	Rx status is written back to the BD.	mohor	8118d 17h	/ethmac/tags/rel_25/
41	non-DMA host interface added. Select the right configutation in eth_defines.	mohor	8120d 19h	/ethmac/tags/rel_25/
40	Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200 MHz. Statuses, overrun, control frame transmission and reception still need to be fixed.	mohor	8121d 16h	/ethmac/tags/rel_25/
39	Tx part finished. TxStatus needs to be fixed. Pause request needs to be added.	mohor	8125d 20h	/ethmac/tags/rel_25/
38	Initial version. Equals to eth_wishbonedma.v at this moment.	mohor	8134d 22h	/ethmac/tags/rel_25/
37	Link in the header changed.	mohor	8134d 23h	/ethmac/tags/rel_25/
36	TX_BD_NUM register added instead of the RB_BD_ADDR.	mohor	8180d 21h	/ethmac/tags/rel_25/
35	RX_BD_NUM changed to TX_BD_NUM. Few typos corrected.	mohor	8183d 18h	/ethmac/tags/rel_25/
34	RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors instead of the number of RX descriptors).	mohor	8183d 18h	/ethmac/tags/rel_25/
33	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8183d 22h	/ethmac/tags/rel_25/
32	ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead.	mohor	8183d 23h	/ethmac/tags/rel_25/
31	RX_BD_NUM register added instead of the RB_BD_ADDR.	mohor	8183d 23h	/ethmac/tags/rel_25/
30	BD section updated.	mohor	8185d 20h	/ethmac/tags/rel_25/
29	Generic memory model is used. Defines are changed for the same reason.	mohor	8205d 19h	/ethmac/tags/rel_25/
28	New release. Name changed to lower case.	mohor	8208d 10h	/ethmac/tags/rel_25/
27	File names changed to lower case.	mohor	8208d 10h	/ethmac/tags/rel_25/
26	First release of product brief.	mohor	8208d 11h	/ethmac/tags/rel_25/
25	First release of product brief.	mohor	8208d 11h	/ethmac/tags/rel_25/
24	Log file added.	mohor	8230d 22h	/ethmac/tags/rel_25/
23	Number of addresses (wb_adr_i) minimized.	mohor	8230d 22h	/ethmac/tags/rel_25/
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8231d 00h	/ethmac/tags/rel_25/
21	Status signals changed, Adress decoding changed, interrupt controller added.	mohor	8231d 21h	/ethmac/tags/rel_25/
20	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8255d 18h	/ethmac/tags/rel_25/
19	Defines changed (All precede with ETH_). Small changes because some tools generate warnings when two operands are together. Synchronization between two clocks domains in eth_wishbonedma.v is changed (due to ASIC demands).	mohor	8255d 18h	/ethmac/tags/rel_25/
18	Few little NCSIM warnings fixed.	mohor	8268d 19h	/ethmac/tags/rel_25/
17	Signal names changed on the top level for easier pad insertion (ASIC).	mohor	8295d 19h	/ethmac/tags/rel_25/
16	"else" was missing within the always block in file eth_wishbonedma.v.	mohor	8303d 01h	/ethmac/tags/rel_25/
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8304d 18h	/ethmac/tags/rel_25/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_25/] - Rev 44

Filtering Options