OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] - Rev 45

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 First release of product brief. mohor 8203d 23h /ethmac/tags/rel_26/
24 Log file added. mohor 8226d 10h /ethmac/tags/rel_26/
23 Number of addresses (wb_adr_i) minimized. mohor 8226d 11h /ethmac/tags/rel_26/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8226d 13h /ethmac/tags/rel_26/
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8227d 10h /ethmac/tags/rel_26/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8251d 07h /ethmac/tags/rel_26/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8251d 07h /ethmac/tags/rel_26/
18 Few little NCSIM warnings fixed. mohor 8264d 08h /ethmac/tags/rel_26/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8291d 08h /ethmac/tags/rel_26/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8298d 14h /ethmac/tags/rel_26/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.