OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [bench/] - Rev 189

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8099d 01h /ethmac/tags/rel_26/bench
80 Small fixes for external/internal DMA missmatches. mohor 8119d 21h /ethmac/tags/rel_26/bench
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8130d 01h /ethmac/tags/rel_26/bench
66 Testbench fixed, code simplified, unused signals removed. mohor 8130d 07h /ethmac/tags/rel_26/bench
51 Added separate tests for Multicast, Unicast, Broadcast billditt 8131d 18h /ethmac/tags/rel_26/bench
49 HASH0 and HASH1 register read/write added. mohor 8133d 18h /ethmac/tags/rel_26/bench
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8140d 00h /ethmac/tags/rel_26/bench
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8200d 01h /ethmac/tags/rel_26/bench
23 Number of addresses (wb_adr_i) minimized. mohor 8250d 03h /ethmac/tags/rel_26/bench
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8250d 05h /ethmac/tags/rel_26/bench

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.