OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_26/] [rtl/] - Rev 322

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
272 When control packets were received, they were ignored in some cases. tadejm 7765d 07h /ethmac/tags/rel_26/rtl/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7766d 09h /ethmac/tags/rel_26/rtl/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7767d 09h /ethmac/tags/rel_26/rtl/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7826d 07h /ethmac/tags/rel_26/rtl/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7826d 19h /ethmac/tags/rel_26/rtl/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7827d 20h /ethmac/tags/rel_26/rtl/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7827d 21h /ethmac/tags/rel_26/rtl/
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.
mohor 7827d 21h /ethmac/tags/rel_26/rtl/
255 TPauseRq synchronized to tx_clk. mohor 7827d 21h /ethmac/tags/rel_26/rtl/
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7829d 03h /ethmac/tags/rel_26/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.