OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 243

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Late collision is not reported any more. tadejm 7840d 09h /ethmac/tags/rel_27/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7841d 00h /ethmac/tags/rel_27/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7841d 00h /ethmac/tags/rel_27/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 7841d 00h /ethmac/tags/rel_27/
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 7841d 00h /ethmac/tags/rel_27/
238 Defines fixed to use generic RAM by default. mohor 7853d 04h /ethmac/tags/rel_27/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 7855d 10h /ethmac/tags/rel_27/
235 rev 4. mohor 7856d 00h /ethmac/tags/rel_27/
234 Figure list assed to the revision 3. mohor 7856d 09h /ethmac/tags/rel_27/
233 Revision 0.3 released. Some figures added. mohor 7856d 09h /ethmac/tags/rel_27/
232 fpga define added. mohor 7861d 04h /ethmac/tags/rel_27/
231 Description of Core Modules added (figure). mohor 7863d 05h /ethmac/tags/rel_27/
229 case changed to casex. mohor 7867d 02h /ethmac/tags/rel_27/
227 Changed BIST scan signals. tadejm 7867d 06h /ethmac/tags/rel_27/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 7867d 07h /ethmac/tags/rel_27/
225 Some minor changes. tadejm 7867d 07h /ethmac/tags/rel_27/
224 Signals for a wave window in Modelsim. tadejm 7867d 08h /ethmac/tags/rel_27/
223 Some code changed due to bug fixes. tadejm 7867d 09h /ethmac/tags/rel_27/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 7871d 07h /ethmac/tags/rel_27/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 7874d 07h /ethmac/tags/rel_27/
218 Typo error fixed. (When using Bist) mohor 7874d 09h /ethmac/tags/rel_27/
217 Bist supported. mohor 7874d 09h /ethmac/tags/rel_27/
216 Bist signals added. mohor 7874d 09h /ethmac/tags/rel_27/
215 Bist supported. mohor 7874d 10h /ethmac/tags/rel_27/
214 Signals for WISHBONE B3 compliant interface added. mohor 7875d 06h /ethmac/tags/rel_27/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7875d 06h /ethmac/tags/rel_27/
212 Minor $display change. mohor 7875d 06h /ethmac/tags/rel_27/
211 Bist added. mohor 7875d 06h /ethmac/tags/rel_27/
210 BIST added. mohor 7875d 06h /ethmac/tags/rel_27/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7876d 09h /ethmac/tags/rel_27/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.