OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] - Rev 276

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
276 Defer indication changed. tadejm 7764d 03h /ethmac/tags/rel_27
275 Fix MTxErr or prevent sending too big frames. mohor 7771d 07h /ethmac/tags/rel_27
274 Backup version. Not fully working. tadejm 7771d 21h /ethmac/tags/rel_27
272 When control packets were received, they were ignored in some cases. tadejm 7772d 03h /ethmac/tags/rel_27
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.		 mohor 7773d 04h /ethmac/tags/rel_27
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7774d 04h /ethmac/tags/rel_27
268 Release 1.19. Control frame description changed. mohor 7827d 22h /ethmac/tags/rel_27
267 Full duplex control frames tested. mohor 7828d 00h /ethmac/tags/rel_27
266 Flow control test almost finished. mohor 7832d 23h /ethmac/tags/rel_27
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.		 mohor 7833d 03h /ethmac/tags/rel_27
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7833d 14h /ethmac/tags/rel_27
262 Version 1.18 released.
MIIMRST (Reset of the MIIM module) not used any more in the MIIMODER
register. Control Frame bit (CF) added to the RX buffer descriptor. Control
frame detection section updated.		 mohor 7833d 14h /ethmac/tags/rel_27
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.		 mohor 7833d 14h /ethmac/tags/rel_27
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7834d 02h /ethmac/tags/rel_27
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).		 mohor 7834d 16h /ethmac/tags/rel_27
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.		 mohor 7834d 16h /ethmac/tags/rel_27
256 TxDone and TxAbort changed so they're not propagated to the wishbone
module when control frame is transmitted.		 mohor 7834d 16h /ethmac/tags/rel_27
255 TPauseRq synchronized to tx_clk. mohor 7834d 16h /ethmac/tags/rel_27
254 Temp version. mohor 7835d 20h /ethmac/tags/rel_27
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7835d 22h /ethmac/tags/rel_27
252 Just some updates. tadejm 7835d 23h /ethmac/tags/rel_27
251 When control frame (PAUSE) was sent, status was written in the
eth_wishbone module and both TXB and TXC interrupts were set. Fixed.
Only TXC interrupt is set.		 mohor 7835d 23h /ethmac/tags/rel_27
250 AddressMiss status is connecting to the Rx BD. AddressMiss is identifying
that a frame was received because of the promiscous mode.		 mohor 7835d 23h /ethmac/tags/rel_27
248 wb_rst_i is used for MIIM reset. mohor 7836d 23h /ethmac/tags/rel_27
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7840d 02h /ethmac/tags/rel_27
245 Rev 1.7. mohor 7840d 20h /ethmac/tags/rel_27
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 7840d 22h /ethmac/tags/rel_27
243 Late collision is not reported any more. tadejm 7841d 03h /ethmac/tags/rel_27
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 7841d 18h /ethmac/tags/rel_27
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 7841d 18h /ethmac/tags/rel_27

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.