OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] - Rev 182

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
182 Full duplex test improved. tadej 6275d 18h /ethmac/tags/rel_27/bench/
181 MIIM test look better. mohor 6275d 21h /ethmac/tags/rel_27/bench/
180 Bench outputs data to display every 128 bytes. mohor 6278d 17h /ethmac/tags/rel_27/bench/
179 Beautiful tests merget together mohor 6278d 17h /ethmac/tags/rel_27/bench/
178 Rearanged testcases mohor 6278d 17h /ethmac/tags/rel_27/bench/
177 Bug in MIIM fixed. mohor 6278d 21h /ethmac/tags/rel_27/bench/
170 Headers changed. mohor 6278d 23h /ethmac/tags/rel_27/bench/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 6279d 00h /ethmac/tags/rel_27/bench/
158 Typo fixed. mohor 6283d 20h /ethmac/tags/rel_27/bench/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 6286d 01h /ethmac/tags/rel_27/bench/
156 Valid testbench. mohor 6286d 01h /ethmac/tags/rel_27/bench/
155 Minor changes. mohor 6286d 01h /ethmac/tags/rel_27/bench/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 6328d 19h /ethmac/tags/rel_27/bench/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 6330d 19h /ethmac/tags/rel_27/bench/
117 Clock mrx_clk set to 2.5 MHz. mohor 6334d 22h /ethmac/tags/rel_27/bench/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 6334d 22h /ethmac/tags/rel_27/bench/
108 Testbench supports unaligned accesses. mohor 6412d 02h /ethmac/tags/rel_27/bench/
107 TX_BUF_BASE changed. mohor 6412d 02h /ethmac/tags/rel_27/bench/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 6456d 23h /ethmac/tags/rel_27/bench/
80 Small fixes for external/internal DMA missmatches. mohor 6477d 19h /ethmac/tags/rel_27/bench/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.