OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [bench/] [verilog/] - Rev 267

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
267 Full duplex control frames tested. mohor 7822d 11h /ethmac/tags/rel_27/bench/verilog
266 Flow control test almost finished. mohor 7827d 10h /ethmac/tags/rel_27/bench/verilog
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7828d 01h /ethmac/tags/rel_27/bench/verilog
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7828d 14h /ethmac/tags/rel_27/bench/verilog
254 Temp version. mohor 7830d 07h /ethmac/tags/rel_27/bench/verilog
252 Just some updates. tadejm 7830d 10h /ethmac/tags/rel_27/bench/verilog
243 Late collision is not reported any more. tadejm 7835d 14h /ethmac/tags/rel_27/bench/verilog
227 Changed BIST scan signals. tadejm 7862d 11h /ethmac/tags/rel_27/bench/verilog
223 Some code changed due to bug fixes. tadejm 7862d 14h /ethmac/tags/rel_27/bench/verilog
216 Bist signals added. mohor 7869d 14h /ethmac/tags/rel_27/bench/verilog
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7871d 14h /ethmac/tags/rel_27/bench/verilog
194 Full duplex tests modified and testbench bug repaired. tadej 7890d 13h /ethmac/tags/rel_27/bench/verilog
192 Some additional reports added tadej 7892d 10h /ethmac/tags/rel_27/bench/verilog
191 Bug repaired in eth_phy device tadej 7892d 10h /ethmac/tags/rel_27/bench/verilog
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7892d 11h /ethmac/tags/rel_27/bench/verilog
188 PHY changed. tadej 7893d 08h /ethmac/tags/rel_27/bench/verilog
182 Full duplex test improved. tadej 7894d 10h /ethmac/tags/rel_27/bench/verilog
181 MIIM test look better. mohor 7894d 12h /ethmac/tags/rel_27/bench/verilog
180 Bench outputs data to display every 128 bytes. mohor 7897d 08h /ethmac/tags/rel_27/bench/verilog
179 Beautiful tests merget together mohor 7897d 09h /ethmac/tags/rel_27/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.